Chapter 6: Board Test System
Using the Board Test System
Write , Read , and Total performance bars—Show the percentage of maximum
theoretical data rate that the requested transactions are able to achieve.
Write (MBps) , Read (MBps) , and Total (MBps) —Show the number of bytes of
6–11
data analyzed per second. The data bus is 16 bits wide and the frequency is
333 MHz double data rate (666 Mbps per pin), equating to a theoretical maximum
bandwidth of 1332 MBps.
Error Control
The Error control controls display data errors detected during analysis and allow you
to insert errors:
Detected errors —Displays the number of data errors detected in the hardware.
Inserted errors —Displays the number of errors inserted into the transaction
stream.
Insert Error —Inserts a one-word error into the transaction stream each time you
click the button. Insert Error is only enabled during transaction performance
analysis.
Clear —Resets the Detected errors and Inserted errors counters to zeros.
Number of Addresses to Write and Read
The Number of addresses to write and read control determines the number of
addresses to use in each iteration of reads and writes. Valid values range from 2 to
524,288.
Data Type
The Data type control specifies the type of data contained in the transactions. The
following data types are available for analysis:
PRBS —Selects pseudo-random bit sequences.
Memory —Selects a generic data pattern stored in the on chip memory of the
Arria II GX device.
Math —Selects data generated from a simple math function within the FPGA
fabric.
Read and Write Control
The Read and write control control specifies the type of transactions to analyze. The
following transaction types are available for analysis:
July 2010 Altera Corporation
Write then read —Selects read and write transactions for analysis.
Read only —Selects read transactions for analysis.
Write only —Selects write transactions for analysis.
Arria II GX FPGA Development Kit, 6G Edition User Guide
相关PDF资料
DK-DEV-4SE530N KIT DEV STRATIX IV FPGA 4SE530
DK-DEV-4SGX530N KIT DEVELOPMENT STRATIX IV
DK-DEV-5AGXB3N/ES ARRIA V DEVELOPMENT KIT
DK-DEV-5M570ZN KIT DEV MAX V 5M570Z
DK-DEV-5SGXEA7N KIT DEV STRATIX V FPGA 5SGXEA7
DK-DSP-2S180N DSP PRO KIT W/SII EP2S180N
DK-DSP-3C120N KIT DEV DSP CYCLONE III EDITION
DK-K7-CONN-CES-G KINTEX-7 FPGA CONNECTIVITY KIT
相关代理商/技术参数
DK-DEV-3C120N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3C120F780 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-3CLS200N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3CLS200F780 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-3SL150N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP3SL150F152 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-3SL150N/ES 制造商:Altera Corporation 功能描述:KIT DEVELOPMENT STRATIX II ES
DK-DEV-4CGX150N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4CGX150 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-4CGX150N 制造商:Altera Corporation 功能描述:KIT STARTER CYCLONE IV GX ((NS
DK-DEV-4S100G5N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4S100G5F RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压:
DK-DEV-4SE530N 功能描述:可编程逻辑 IC 开发工具 FPGA Development Kit For EP4SE530H35 RoHS:否 制造商:Altera Corporation 产品:Development Kits 类型:FPGA 工具用于评估:5CEFA7F3 接口类型: 工作电源电压: